# Genetic Algorithm Based 7-Level Step-Up Inverter with Reduced Harmonics and Switching Devices 

T. Anand Kumar ${ }^{1, *,}$, M. Kaliamoorthy ${ }^{1}$ and I. Gerald Christopher Raj ${ }^{2}$<br>${ }^{1}$ Department of EEE, Dr. Mahalingam College of Engineering and Technology, Pollachi, Tamilnadu, India<br>${ }^{2}$ Department of EEE, PSNA College of Engineering and Technology, Dindigul, Tamilnadu, India<br>*Corresponding Author: T. Anand Kumar. Email: prof.anandkumart@gmail.com Received: 17 February 2022; Accepted: 26 April 2022


#### Abstract

This paper presents a unique voltage-raising topology for a singlephase seven-level inverter with triple output voltage gain using single input source and two switched capacitors. The output voltage has been boosted up to three times the value of input voltage by configuring the switched capacitors in series and parallel combinations which eliminates the use of additional step-up converters and transformers. The selective harmonic elimination (SHE) approach is used to remove the lower-order harmonics. The optimal switching angles for SHE is determined using the genetic algorithm. These switching angles are combined with a level-shifted pulse width modulation (PWM) technique for pulse generation, resulting in reduced total harmonic distortion (THD). A detailed comparison has been made against other relevant seven-level inverter topologies in terms of the number of switches, drivers, diodes, capacitors, and boosting facilities to emphasize the benefits of the proposed model. The proposed topology is simulated using MATLAB/SIMULINK and an experimental prototype has been developed to validate the results. The Digital Signal Processing (DSP) TMS320F2812 board is used to generate the switching pulses for the proposed technique and the experimental results concur with the simulated model outputs.


Keywords: Genetic algorithm; multilevel inverter; pulse width modulation; selective harmonic elimination; switched capacitor

## 1 Introduction

Multilevel Inverter (MLI) is a popular choice across industry and academia because they are well suited for medium and high-power energy conversion. MLIs produce better staircase waveform compared to twolevel inverters and also possess additional benefits namely; reduction in switching losses, voltage stress (dv/ dt ), total harmonic distortion, and filter size which leads to wide utilization in industrial applications [1]. Most familiar conventional MLI topologies are (i) Flying Capacitor MLI (FCMLI) [2], (ii) Neutral Point Diode Clamped MLI (NPDCMLI) [3] and (iii) Cascaded H-Bridge MLI (CHBMLI) [4]. As far as NPDCMLI is concerned more numbers of switching devices are required as well as the capacitor voltage sharing is unequal, resulting in increased voltage stress across the switches [5]. In the case of FCMLI, more complex control is required because it contains more flying capacitors, which increases both the
system's size and overall cost [6]. In the case of CHBMLI, more than one h-bridge and isolated DC sources are required to increase the output voltage levels [7-9]. CHBMLI is further classified as symmetric MLI and asymmetric MLI. Asymmetric MLI generates more output voltage levels than symmetric MLI [10,11]. Voltage boosting is essential in MLI when used in solar and electric vehicle applications. CHBMLI utilizes transformers to boost the output voltage gain, resulting in an oversized and bulkier system [12,13]. Transformer-less circuit designs were proposed as a solution to this problem by [14,15]. Although the use of a front-end DC-DC converter and energy buffer circuit eliminates the need for a transformer, the control complexity appears to be high in [14,15].

Packed U-Cell (PUC) is another evolving switched-capacitor (SC) based single input MLI topology, which is discussed in [16,17]. Despite the ability to generate the required number of output levels, the system lags in the output voltage boosting facility [16,17]. Similar to PUC, the topology with reduced device is proposed in [18]. It requires only seven switches and two diodes to produces the seven levels. Although it just requires a few devices, it falls short in terms of voltage boosting and requires three capacitors. In comparison to [18], the paper [19] exhibits improvements as it only requires eight switches and two capacitors to generate seven levels with 1.5 times the boosting factor. Using the level shifted PWM technique, the seven levels were generated with only eight switches and two capacitors [20].

Several seven-level (7L) topologies based on the three times boosting gain are presented in the following literature. In the proposed model [21], 16 switches with two capacitors are used to produce seven levels across the load. Similarly, with only 12 switches, the topology could generate seven levels of output voltage [22,23]. In comparison to [22,23], the structure only requires 11 switches to reach the required seven levels of output voltage [24]. A 7L inverter with sixteen switches and two capacitors are discussed in this study [25]. Despite the fact that this topology is capable of producing seven levels of output voltage, it necessitates the inclusion of additional switching devices. As a result, the system's overall cost shoots up. In [26], a multipurpose inverter topology has been proposed for standalone applications. Despite the fact that it can attain seven levels of output voltage, this design still necessitates 13 switches and three battery sources. The following are the benefits of the proposed inverter as stated in this paper:
i) A single isolated DC source is sufficient for the proposed 7 L inverter.
ii) Only 11 switches and two capacitors are required.
iii) Output voltage gain is boosted to thrice the value of input voltage (1:3) without using any additional inductor or transformer.
iv) Sensorless control for voltage balancing across the capacitors is achieved.
v) To minimize power loss across the switches, high-power switches are designed to operate at the fundamental frequency.

The functions of the suggested inverter are discussed in the following sections.
In Section 2, an overview of the topology and its operating modes are described.
In Section 3, the switching strategy and harmonic reduction techniques are discussed.
In Section 4, the power loss calculation has been discussed.
In Section 5, a detailed comparison has been made with various relevant topologies.
In Section 6, simulation and hardware results are described and concluded in Section 7.

## 2 Proposed Topology

The proposed single-phase 7L switched-capacitor based topology has been represented in Fig. 1. The proposed circuit consists of nine unidirectional and one bidirectional power semiconductor switch (a total of 11 switches). The various operating states of the suggested topology have been illustrated through the
equivalent circuits as shown in Fig. 2. It is essential to specify that the switches $\mathrm{ST}_{\mathrm{a} 1}$ and $\mathrm{ST}_{\mathrm{a} 3}$ are complementary with the switch $\mathrm{ST}_{\mathrm{a} 2}$ during the entire operating mode. Similarly, $\mathrm{ST}_{\mathrm{b} 1}$ and $\mathrm{ST}_{\mathrm{b} 3}$ are working inverse to the switch $\mathrm{ST}_{\mathrm{b} 2}$. These complimentary switching states ensure that the switched capacitors are charged without any interruption. This charged energy is later used to elevate the load voltage gain up to thrice that of the input value. Switching pairs of $\left(\mathrm{ST}_{\mathrm{c} 1} ; \mathrm{ST}_{\mathrm{c} 2}\right)$ and $\left(\mathrm{ST}_{\mathrm{d} 1} ; \mathrm{ST}_{\mathrm{d} 2}\right)$ cannot be activated simultaneously, as this results in a short of input DC voltage source $\left(\mathrm{V}_{\mathrm{DC}}\right)$. The seven different load voltage levels of $0, \pm \mathrm{V}_{\mathrm{DC}}, \pm 2 \mathrm{~V}_{\mathrm{DC}}$, and, $\pm 3 \mathrm{~V}_{\mathrm{DC}}$ are achieved through the various switching states as shown in Tab. 1. It is a significant constraint that during the peak level of $\pm 3 \mathrm{~V}_{\mathrm{DC}}$, the negative voltage of the input source is blocked at node t and bypassed to node r using bidirectional switch $\mathrm{ST}_{\mathrm{b} 3}$.


Figure 1: Proposed topology of 7 L inverter

### 2.1 Modeling of the Proposed Circuit

The various modes of operation can be evaluated through the derived switching model as follows. Let the dynamic function of the switches during $(\mathrm{k}=1,2)$ are $\mathrm{ST}_{\mathrm{ak}} ; \mathrm{ST}_{\mathrm{bk}} ; \mathrm{ST}_{\mathrm{ck}}$ and $\mathrm{ST}_{\mathrm{dk}}$ respectively. The dynamic functions of the various modes can be obtained through the following equations,
$S T_{a k}=\left\{\begin{array}{l}1, \text { if } S T_{a k} \text { is } O N, \\ 0, \text { if } S T_{a k} \text { is } O F F,\end{array}\right.$ while $\mathrm{k}=1,2$,
$S T_{b k}=\left\{\begin{array}{l}1, \text { if } S T_{b k} \text { is } O N, \\ 0, \text { if } S T_{b k} \text { is } O F F,\end{array}\right.$ while $\mathrm{k}=1,2$,
$S T_{c k}=\left\{\begin{array}{l}1, \quad \text { if } S T_{c k} \text { is } O N, \\ 0, \text { if } S T_{c k} \text { is } O F F,\end{array}\right.$ while $\mathrm{k}=1,2$,
$S T_{d k}=\left\{\begin{array}{l}1, \quad \text { if } S T_{d k} \text { is } O N, \\ 0, \\ \text { if } S T_{d k} \text { is } O F F,\end{array}\right.$ while $\mathrm{k}=1,2$,
The load voltage can be calculated as follows:
$\mathrm{V}_{\mathrm{xy}}=(-1)^{k+1}\left(\mathrm{ST}_{\mathrm{ck}} * \mathrm{ST}_{\mathrm{d}(3-\mathrm{k})}\right)\left(\mathrm{V}_{\mathrm{sq}}+\mathrm{V}_{\mathrm{qt}}+\mathrm{V}_{\mathrm{tr}}\right)$ while $\mathrm{k}=1,2$,
where the nodes are labeled as $\mathrm{p}, \mathrm{q}, \mathrm{r}, \mathrm{s}, \mathrm{t}, \mathrm{u}, \mathrm{x}$, and y in Fig. 1 are expressed based on the switching function values.
$\left\{\begin{array}{l}V_{s q}=\left(1-\mathrm{S} T_{a 1}\right) V_{p s} \\ V_{p s}=V_{C 1} \\ V_{t r}=\left(1-S T_{b 1}\right) V_{r u} \\ V_{r u}=V_{C 2} \\ V_{q t}=V_{D C}\end{array}\right.$


Figure 2: Various operating modes of the suggested 7 L switched-capacitor inverter
Substituting Eq. (6) in Eq. (5) returns,
$\mathrm{V}_{\mathrm{xy}}=\mathrm{V}_{\text {out }}=\mathrm{V}_{\mathrm{L}}=(-1)^{\mathrm{k}+1}\left(\mathrm{ST}_{\mathrm{ck}} * \mathrm{ST}_{\mathrm{d}(3-\mathrm{k})}\right)\left[\left(1-\mathrm{ST}_{\mathrm{a} 1}\right) \mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{DC}}+\left(1-\mathrm{ST}_{\mathrm{b} 1}\right) \mathrm{V}_{\mathrm{C} 2}\right]$
When $\mathrm{k}=1$ and $\mathrm{k}=2$, the output load voltage $\left(\mathrm{V}_{\text {out }}\right)$ is proportional to the positive and negative cycles, respectively in Eq. (7).

Table 1: Various modes and their switching states pertaining to the suggested 7 level inverter

| Mode | Switching state |  |  |  |  |  |  |  |  |  | Capacitor state |  | Voltage level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | $\mathrm{ST}_{\mathrm{a} 1}$ | $\mathrm{ST}_{\mathrm{a} 2}$ | $\mathrm{ST}_{\mathrm{a} 3}$ | $\mathrm{ST}_{\mathrm{b} 1}$ | $\mathrm{ST}_{\mathrm{b} 2}$ | $\mathrm{ST}_{\mathrm{b} 3}$ | $\mathrm{ST}_{\text {cl }}$ | $\mathrm{ST}_{\mathrm{c} 2}$ | $\mathrm{ST}_{\mathrm{d} 1}$ | $\mathrm{ST}_{\mathrm{d} 2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{V}_{\mathrm{xy}}$ |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | C | C | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | C | C | $+\mathrm{V}_{\text {DC }}$ |
| 2 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | D | C | $+2 \mathrm{~V}_{\mathrm{DC}}$ |
| 3 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | C | D | $+2 \mathrm{~V}_{\mathrm{DC}}$ |
| 4 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | D | D | $+3 \mathrm{~V}_{\mathrm{DC}}$ |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | C | C | 0 |
| 6 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | C | C | $-\mathrm{V}_{\mathrm{DC}}$ |
| 7 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | D | C | $-2 V_{\text {DC }}$ |
| 8 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | C | D | $-2 V_{\text {DC }}$ |
| 9 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | D | D | $-3 V_{\text {DC }}$ |

### 2.2 Operating Principle

The various switching states and operating modes of the 7L inverter are depicted in Tab. 1 and in Fig. 2. The charging (C) and discharging (D) states of the capacitors are represented in Tab. 1.

Mode $0\left(\mathrm{~V}_{\text {out }}=0\right)$ : In this zeroth level, as shown in Fig. 2A, the switches $\mathrm{ST}_{\mathrm{a} 1}, \mathrm{ST}_{\mathrm{a} 3}, \mathrm{ST}_{\mathrm{b} 1}, \mathrm{ST}_{\mathrm{b} 3}, \mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 1}$ are turned on and delivers zero voltage across the load. During this mode, the two capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ are in charging states. With $\mathrm{k}=1$, the Eq. (7) can be written as,
$\mathrm{V}_{\mathrm{xy}}=(-1)^{2}(0)\left[(1-1) \mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{DC}}+(1-1) \mathrm{V}_{\mathrm{C} 2}\right]=0$
Mode $1\left(V_{\text {out }}=+V_{D C}\right)$ : In this first level, as shown in Fig. 2B, the output voltage of $\left(+V_{D C}\right)$ has been generated across the load by triggering the switches $\mathrm{ST}_{\mathrm{a} 1}, \mathrm{ST}_{\mathrm{a} 3}, \mathrm{ST}_{\mathrm{b} 1}, \mathrm{ST}_{\mathrm{b} 3}, \mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$. In this mode, the input DC source charges the capacitors voltage to $\mathrm{V}_{\mathrm{DC}}$.
$\mathrm{V}_{\mathrm{xy}}=(-1)^{2}(1)\left[(1-1) \mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{DC}}+(1-1) \mathrm{V}_{\mathrm{C} 2}\right]=\mathrm{V}_{\mathrm{DC}}$
Mode $2\left(\mathrm{~V}_{\mathrm{out}}=+2 \mathrm{~V}_{\mathrm{DC}}\right)$ : The source voltage $\mathrm{V}_{\mathrm{DC}}$ and the discharging capacitor voltage $\mathrm{V}_{\mathrm{C} 1}$ were combined to create the second level, as shown in Fig. 2C. Furthermore, by actuating the switches $\mathrm{ST}_{\mathrm{a} 2}$, $\mathrm{ST}_{\mathrm{b} 1}, \mathrm{ST}_{\mathrm{b} 3}, \mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$, the capacitor $\mathrm{C}_{2}$ has been kept in a charging mode.
$\mathrm{V}_{\mathrm{xy}}=1(1)\left[(1-0) \mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{DC}}+0\right]=2 \mathrm{~V}_{\mathrm{DC}}$
Mode $3\left(\mathrm{~V}_{\text {out }}=+2 \mathrm{~V}_{\mathrm{DC}}\right)$ : This state has been redundant to Mode 2 as it generates $\left(+2 \mathrm{~V}_{\mathrm{DC}}\right)$ voltage level by triggering the switches $\mathrm{ST}_{\mathrm{a} 1}, \mathrm{ST}_{\mathrm{a} 3}, \mathrm{ST}_{\mathrm{b} 2}, \mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$. Capacitor $\mathrm{C}_{2}$ discharges with $\mathrm{V}_{\mathrm{DC}}$ and $\mathrm{C}_{1}$ remains charged, as seen in Fig. 2D.
$\mathrm{V}_{\mathrm{xy}}=1(1)\left[0+\mathrm{V}_{\mathrm{DC}}+(1-0) \mathrm{V}_{\mathrm{C} 2}\right]=2 \mathrm{~V}_{\mathrm{DC}}$
Mode $4\left(\mathrm{~V}_{\text {out }}=+3 \mathrm{~V}_{\mathrm{DC}}\right)$ : In the third level, maximum boosted voltage level of $\left(+3 \mathrm{~V}_{\mathrm{DC}}\right)$ is obtained by connecting all the capacitors in series with the input source. In this mode, only four switches $\left(\mathrm{ST}_{\mathrm{a} 2}, \mathrm{ST}_{\mathrm{b} 2}\right.$, $\mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$ ) are engaged, as shown in Fig. 2E.
$\mathrm{V}_{\mathrm{xy}}=1(1)\left[(1-0) \mathrm{V}_{\mathrm{C} 1}+\mathrm{V}_{\mathrm{DC}}+(1-0) \mathrm{V}_{\mathrm{C} 2}\right]=3 \mathrm{~V}_{\mathrm{DC}}$
The switching states in mode 5 are similar to mode 0 , with the exception that the $\mathrm{ST}_{\mathrm{c} 2}$ and $\mathrm{ST}_{\mathrm{d} 1}$ switches are triggered instead of the $\mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$ switches. The switching devices in modes $6,7,8$ and 9 are similar to those in modes $1,2,3$ and 4 except that instead of $\mathrm{ST}_{\mathrm{c} 1}$ and $\mathrm{ST}_{\mathrm{d} 2}$, the switches $\mathrm{ST}_{\mathrm{c} 2}$ and $\mathrm{ST}_{\mathrm{d} 1}$ are triggered.

## 3 Pulse Generation Strategy

The PWM strategies are employed to enhance the load voltage waveform in terms of distortion factor, lower-order harmonics, and total harmonic distortion (THD). PWM techniques are also categorized into three types based on their switching frequency: High, low, and hybrid switching frequency techniques (combination of low and high-frequency switching techniques). Some forms of high-switching frequency modulation techniques include the space vector PWM technique, carrier-based pulse width modulation technique as well as reference-based PWM technique. Low-frequency modulation technique includes fundamental frequency modulation, selective harmonic elimination PWM (SHEPWM) technique, and active harmonic elimination technique. CBPWM is classified into two types, level-shifted-carrier based PWM (LS-CBPWM) and phase-shifted-carrier based PWM (PS-CBPWM).

As illustrated in Fig. 3, the suggested inverter uses a PWM technique that combines the benefits of LSCBPWM and SHEPWM to reduce harmonic content. In Fig. 3, the LS-CBPWM technique is demonstrated by comparing a reference sinusoidal waveform ( $\mathrm{V}_{\text {ref }}$ ) with six equal-magnitude level-shifted carrier signals $\left(\mathrm{V}_{\text {cr }}\right)$. The carrier signal has a higher switching frequency to eliminate the lower order harmonics. Despite the fact that the LS-CBPWM can reduce THD, the harmonic profile is dominated by $3^{\text {rd }}$ and $5^{\text {th }}$ order harmonics. The Selective Harmonic Elimination technique is used to substantially eliminate the $3^{\text {rd }}$ and $5^{\text {th }}$ order harmonics in the output voltage. The GA optimization algorithm can be used to solve the SHEPWM's nonlinear transcendental equations in order to generate the optimal switching angle [26]. The suggested seven level inverter's switching angles of ( $\alpha_{1}, \alpha_{2}, \alpha_{3}$ ) are generated by solving Eq. (18) with the constraint that $\alpha_{N}$ must be less than $\frac{\pi}{2}$. The resulting switching angles are combined with the LSCSPWM approach to generate the required gate pulses for the 7L inverter, as shown in Fig. 5.


Figure 3: Pulse generation strategy for the proposed 7 L inverter

The multilevel output voltage waveform can be represented mathematically in a Fourier series, as given by,
$V_{\text {out }(\omega t)}=\frac{4 V_{d c}}{n \pi} \sum_{n=1,3,5, \ldots}^{\infty}\left[\cos \left(n \alpha_{1}\right)+\cos \left(n \alpha_{2}\right)+\ldots+\cos \left(n \alpha_{N}\right)\right] \sin (n \omega t)$
The peak voltage of each $\mathrm{n}^{\text {th }}$ harmonic component is provided by,
$V_{h}=\frac{4 V_{d c}}{n \pi}\left[\cos \left(n \alpha_{1}\right)+\cos \left(n \alpha_{2}\right)+\ldots+\cos \left(n \alpha_{N}\right)\right], \quad n=o d d$
Eq. (14) can be used to compute the fundamental $\left(\mathrm{V}_{1}\right)$ peak voltage as well as the $3^{\text {rd }}$ and $5^{\text {th }}$ order values.
$\left\{\begin{aligned} n=1: & V_{1}=\frac{4 V_{d c}}{n \pi}\left[\cos \left(\alpha_{1}\right)+\cos \left(\alpha_{2}\right)+\cos \left(\alpha_{3}\right)\right] \\ n=3: & 0=\left[\cos \left(3 \alpha_{1}\right)+\cos \left(3 \alpha_{2}\right)+\cos \left(3 \alpha_{3}\right)\right] \\ n=5: & 0=\left[\cos \left(5 \alpha_{1}\right)+\cos \left(5 \alpha_{2}\right)+\cos \left(5 \alpha_{3}\right)\right]\end{aligned}\right.$
Considering N switched sources, SHEPWM can minimize harmonics up to $2 \mathrm{~N}-1$. The inverter's modulation index can be calculated by,
$M=\frac{\pi V_{1}}{4 N * V_{d c}}, \quad 0 \leq M \leq 1$
The modulation index with respect to number of levels can be derived as,
$M=\frac{1}{3} \sum_{i=1,2 \ldots}^{\frac{N_{\text {Level }}-1}{2}} \cos \left(\alpha_{i}\right), \quad 0 \leq M \leq 1$
where $0<\alpha_{1}<\alpha_{2}<\cdots<\alpha_{\mathrm{N}}<\frac{\pi}{2}$
GA's main purpose is to reduce the harmonic value to the smallest possible value, and the firing angles are also chosen by a genetic algorithm. The fitness function is represented as,
Fitness function $=\left(100 \frac{V_{1}^{*}-V_{1}}{V_{1}^{*}}\right)^{4}+\sum_{n=3,5, \ldots}^{2 N_{\text {Level }}-1} \frac{1}{n}\left(50 \frac{V_{n}}{V_{1}}\right)^{2}$
where $\mathrm{V}_{1} *$ is the required peak of the fundamental component and it can be determined by the modulation index. The switching angles for various modulation index values are shown in Fig. 4a. Furthermore, the optimum switching angle is reached when the modulation index value is 0.8 . The $3^{\text {rd }}$ and $5^{\text {th }}$ order harmonic percentages for various modulation index values are shown in Fig. 4b. Among the available modulation indexes, Fig. 4b displays the region with the least THD. As illustrated in Fig. 5, the capacitor voltage is stabilized by employing the voltage balancing algorithm technique between the $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ capacitors. The two $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ switched capacitors are charged to the DC source voltage level. Tab. 1 exhibits the charging and discharging of the proposed inverter. Furthermore, $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ capacitors are kept at charging mode during the 0 and $\pm \mathrm{V}_{\mathrm{DC}}$ voltage levels and discharged during the $\pm 3 \mathrm{~V}_{\mathrm{DC}}$ voltage level. Furthermore, the $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ capacitors are charged during the 0 and $\pm \mathrm{V}_{\mathrm{DC}}$ voltage levels, and discharged during the $\pm 2 \mathrm{~V}_{\mathrm{DC}}$ and $\pm 3 \mathrm{~V}_{\mathrm{DC}}$ voltage levels.


Figure 4: GA optimization results in terms of modulation index vs. (a) switching angle selection and (b) harmonic values


Figure 5: Self-balancing capacitor voltage algorithm with Genetic Algorithm

## 4 Power Loss Calculation

### 4.1 Conduction Losses ( $P_{c}$ )

The conduction loss ( $\mathrm{P}_{\mathrm{cl}}$ ) appears during the on-state of the power semiconductor switches, and mainly due to its internal resistance $\mathrm{R}_{\text {in }}$. The ( $\mathrm{P}_{\mathrm{cl}}$ ) can be calculated by
$P_{c l}=\sum_{j=0}^{10} R_{\text {in }} I_{\text {out }}^{2}$
where $I_{\text {out }}$ is the magnitude of the output current flows through the $\mathrm{j}^{\text {th }}$ power switch.

### 4.2 Switching Losses ( $P_{s w}$ )

The switching loss is caused by the overlap of current and voltage across the switches during the transition of switching states, i.e., from ON to OFF state, it is called as turn-on power loss $\left(\mathrm{P}_{\text {swl }}\right.$ ON $)$ and from OFF to ON state called as a turn-off power loss ( $\mathrm{P}_{\text {swl, OfF }}$ ). In addition, these states have significant values in voltage and current magnitude, leading to switching power loss ( $\mathrm{P}_{\mathrm{swl}}$ ).
$P_{s w, O N}=f_{s} \int_{0}^{t_{o n}} v(t) i(t) d t=f_{s} \int_{0}^{t_{o n}}\left(\frac{-V_{B l}\left(t-t_{\text {on }}\right)}{t_{\text {on }}}\right)\left(\frac{I_{\text {out }}}{t_{\text {on }}} t\right) d t=\frac{1}{6} f_{s} V_{B l} I_{\text {out }} t_{o n}$
$P_{s w, O F F}=f_{s} \int_{0}^{t_{\text {off }}} v(t) i(t) d t=f_{s} \int_{0}^{t_{\text {off }}}\left(\frac{-V_{B l}\left(t-t_{\text {off }}\right)}{t_{\text {off }}}\right)\left(\frac{I_{\text {out }}}{t_{\text {off }}} t\right) d t=\frac{1}{6} f_{s} V_{B l} I_{\text {out }} t_{\text {off }}$
The switching power loss can be calculated using Eqs. (20) and (21)
$P_{s w}=P_{s w, O N}+P_{s w, O F F}=\sum_{j=0}^{11} \frac{1}{6} f_{s j} V_{B l j} I_{o u t} t_{o n+\text { off }}$
In the Eq. (22) $\mathrm{f}_{\mathrm{sj}}, \mathrm{V}_{\mathrm{Blj}}, \mathrm{t}_{\mathrm{on}}$ and $\mathrm{t}_{\text {off }}$ is the switching frequency, blocking voltage and on-time and off-time of the of $\mathrm{j}^{\text {th }}$ switch respectively.

### 4.3 Ripple Losses ( $P_{\text {ripl }}$ )

Due to the capacitor equivalent series resistance ( $\mathrm{r}_{\text {ESR }}$ ) a voltage drop $\left(\mathrm{V}_{\mathrm{cd}}\right)$ appears occurs across the capacitor. The ripple loss can be derived for any value of capacitance $\left(\mathrm{C}_{\mathrm{p}}\right)$ is as follows
$P_{r i p l}=\frac{f_{s}}{2} * C_{p} * V_{c d}$
Eventually, using Eqs. (19), (22) and (23), the total power loss ( $\mathrm{P}_{\text {loss }}$ ) and efficiency $(\eta)$ of the proposed inverter are calculated as,
$P_{\text {loss }}=P_{c l}+P_{s w}+P_{\text {ripl }}$
$\eta=\frac{P_{\text {out }}}{P_{\text {in }}} * 100$, where $P_{\text {in }}=P_{\text {out }}+P_{\text {loss }}$
where, $\mathrm{P}_{\text {in }}$ and $\mathrm{P}_{\text {out }}$ are the input and output powers of the inverter.

## 5 Comparative Studies

The advantages of the proposed system are demonstrated by contrasting it with other known conventional and related topologies. Tab. 2 shows a detailed comparison of the proposed model to other configurations in terms of total number of switches $\left(\mathrm{N}_{\mathrm{sw}}\right)$, drivers ( $\mathrm{N}_{\text {driver }}$ ), diodes ( $\mathrm{N}_{\text {diode }}$ ), capacitors ( $\mathrm{N}_{\text {cap }}$ ), DC source ( $\mathrm{N}_{\mathrm{DCS}}$ ), switching devices ( $\mathrm{N}_{\text {device }}$ ), output voltage levels ( $\mathrm{N}_{\text {Level }}$ ), voltage stress ( $\mathrm{V}_{\text {stress }}$ ), gain ratio ( G ) and boosting facility. The comparison in Tab. 2 reveals that traditional topologies use more switching devices and have significant lag in the boosting facility. Topologies with triple times
voltage boosting factors are described in this literature [14] and [21-25]. Even though, these topologies are identical in the number of output levels and gain they lag mostly in device count. The topology in [14] requires 13 switches, 4 diodes, and a total of 30 semiconductor devices. In comparison to the proposed model, the topology necessitates the use of more switches and diodes. The topology in [21] demands 16 switches and 14 gate driver circuits, a higher device count that results in higher power loss and cost. In [22,23], voltage stress across the switches is reduced to $2 \mathrm{~V}_{\mathrm{dc}}$ and requires only 12 switches. However, compared to the proposed model the total device count is higher. In [24], only 11 switches are required to generate 7 levels across the load, but three numbers of capacitors are required, resulting in control complexity. Topology [25] necessitates 5 additional switches than the proposed topology, resulting in increased cost and size. The device comparison in Fig. 6a illustrates that the proposed model only requires 11 switches and 10 gate driver circuits to generate the required 7 L , which is significantly less than other topologies. Furthermore, the proposed model only requires two capacitors, resulting in a significant reduction in total cost and inverter size, as shown in Fig. 6b.

Table 2: Device comparison of 7L proposed inverter with other topologies

| Topology | $\mathrm{N}_{\text {Level }}$ | G | $\mathrm{N}_{\text {sw }}$ | $\mathrm{N}_{\text {driver }}$ | $\mathrm{N}_{\text {diode }}$ | $\mathrm{N}_{\text {device }}$ | $\mathrm{N}_{\text {DCS }}$ | $\mathrm{N}_{\text {Cap }}$ | $\mathrm{A} / \mathrm{N}_{\text {Level }}$ | $\mathrm{A} / \mathrm{G}$ | $\mathrm{V}_{\text {Stress }}$Boosting <br> facility |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CHBMLI | 7 | 1 | 12 | 12 | Nil | 24 | 3 | Nil | 3.9 | 27 | $\mathrm{~V}_{\mathrm{dc}}$ | NO |
| NPDCMLI | 7 | 1 | 12 | 12 | 10 | 34 | 6 | 6 | 6.6 | 46 | $\mathrm{~V}_{\mathrm{dc}}$ | NO |
| FCMLI | 7 | 1 | 12 | 12 | Nil | 24 | 1 | 7 | 4.6 | 32 | $\mathrm{~V}_{\mathrm{dc}}$ | NO |
| $[14]$ | 7 | 3 | 13 | 13 | 4 | 30 | 1 | 3 | 4.9 | 11.3 | $\mathrm{~V}_{\mathrm{dc}}$ | YES |
| $[21]$ | 7 | 3 | 16 | 14 | Nil | 30 | 1 | 2 | 4.7 | 11 | $3 \mathrm{~V}_{\mathrm{dc}}$ | YES |
| $[22]$ | 7 | 3 | 12 | 12 | Nil | 24 | 1 | 2 | 3.9 | 9 | $2 \mathrm{~V}_{\mathrm{dc}}$ | YES |
| $[23]$ | 7 | 3 | 12 | 11 | Nil | 23 | 1 | 2 | 3.7 | 8.7 | $2 \mathrm{~V}_{\mathrm{dc}}$ | YES |
| $[24]$ | 7 | 3 | 11 | 11 | 1 | 23 | 1 | 3 | 3.9 | 9 | $3 \mathrm{~V}_{\mathrm{dc}}$ | YES |
| $[25]$ | 7 | 3 | 16 | 14 | 0 | 30 | 1 | 2 | 4.7 | 11 | $\mathrm{~V}_{\mathrm{dc}}$ | YES |
| Proposed | $\mathbf{7}$ | $\mathbf{3}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | Nil | $\mathbf{2 1}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3 . 4}$ | $\mathbf{8}$ | $\mathbf{3 V}_{\mathrm{dc}}$ | YES |



Figure 6: Comparison of output voltage levels with respect to (a) the total number of switching devices and (b) total number of capacitors

As seen in Fig. 7a, the total component per gain ratio (A/G) is also lesser in the suggested model than in other topologies.
$\frac{A}{G}=\frac{N_{s w}+N_{\text {driver }}+N_{\text {diode }}+N_{D C S}+N_{\text {cap }}}{G}$


Figure 7: Comparison of required components with (a) gain factor and (b) per level factor
Similarly, as shown in Fig. 7b, the total component per level $\left(\mathrm{A} / \mathrm{N}_{\text {Level }}\right)$ in the suggested structure is lesser than in other topologies.

$$
\begin{equation*}
\frac{A}{N_{\text {Level }}}=\frac{N_{s w}+N_{\text {driver }}+N_{\text {diode }}+N_{D C S}+N_{\text {cap }}}{N_{\text {Level }}} \tag{27}
\end{equation*}
$$

### 5.1 Extension of the Proposed 7L Inverter

The cascaded arrangement of the suggested 7-level structure has been designed to produce the higher output voltage level, as illustrated in Fig. 8. N cascaded modules make up the structure. The proposed 7level inverter topology is used in each module.


Figure 8: Proposed 7 L topology in a cascaded arrangement

Using ( $7 \mathrm{~N}+4$ ) switches, 2 N capacitors, and N input DC sources, the suggested structure can achieve $(6 \mathrm{~N}+1)$ output voltage levels when all modules have the same magnitude of DC voltage sources. To replace the DC source, existing renewable resources such as photovoltaic (PV), fuel cell, and others can be employed. The advantage of the cascaded configuration is that it requires only one H -bridge for polarity switching, while the remaining modules are employed for voltage boosting.

## 6 Simulation and Hardware Prototype Results

The prototypical 7L inverter model has been designed and analyzed with the help of SIMULINK tool in terms of static and dynamic characteristics. The model has been tested with the load value of 2 kW at 0.8 lagging power factor and the simulated results are displayed in Fig. 9. The inverter delivers peak ac output voltage value of 300 V , fed from a 100 V DC source. Fig. 9 displays the waveform of output load voltage ( $\mathrm{V}_{\text {out }}$ ), current ( $\mathrm{I}_{\text {out }}$ ) and capacitor voltages $\left(\mathrm{V}_{\mathrm{C} 1}\right.$ and $\mathrm{V}_{\mathrm{C} 2}$ ) for the connected load value of $(\mathrm{R}=50$ $\Omega$ and RL $=40 \Omega+100 \mathrm{mH}$ ). Thus, the simulated results ensure that the proposed model has thrice voltage boosting capability without adding additional components. Also, the two capacitor voltages are maintained constant around 100 V during charging and reduced up to 94 V during peak discharging for a load of 2 kW . This shows that the capacitor ripple voltage is lesser and hence it enhances the durability of the capacitor.


Figure 9: Simulated output waveform of the 7 L inverter with $\mathrm{R}=50 \Omega$ and $\mathrm{RL}=40 \Omega+100 \mathrm{mH}$

The THD profiles of the proposed inverter can be seen in Fig. 10. Compared to the LS-CBPWM, the combined (SHE and LS-CB) PWM approach exhibits lower voltage harmonics by $19.62 \%$. The lower order harmonics of $3^{\text {rd }}$ and $5^{\text {th }}$ are eliminated due to the influence of optimal switching angle generated through genetic algorithm.


Figure 10: THD analysis (a) without SHEPWM (b) with SHEPWM reduced $3^{\text {rd }}$ and $5^{\text {th }}$ order
The dynamic load changing characteristics of the proposed model has been verified with two different values of loads $(Z=50 \Omega$ and $Z=40 \Omega+100 \mathrm{mH})$ and is displayed in Fig. 9. It has been observed that the $V_{\text {out }}$ waveform remains unaltered and the shape of the output current waveform alone changes due to inductive load change. Moreover, the change in load from $Z=50 \Omega$ to $Z=40 \Omega+100 \mathrm{mH}$ has reduced the ripple content across the capacitor voltage. The proposed 7 -level inverter has been validated using a hardware archetype is shown in Fig. 11. TMS320F2812 module has been used to provide gate signals for the driver ICs. The switching algorithm is encoded in TMS320F2812 processor using code composer studio (CCS) software.


Figure 11: Hardware prototype
Tab. 3 presents the test evaluation parameters of the designed 7 L single phase inverter prototype. The proposed model's output load current and voltage waveforms are examined using a key sight DSO oscilloscope. The fluke meter is used to determine the load's overall harmonic profile. The prototype is tested with a 90 V DC input, and the resulting capacitor voltage, load voltage, and current are shown in Fig. 12a. The seven voltage levels of $( \pm 90 \mathrm{~V}, \pm 180 \mathrm{~V}, \pm 270 \mathrm{~V}, 0 \mathrm{~V})$ with a 5 A output current can be
seen in Fig. 12a. The enlarged waveform of the prototype results with the current values of the capacitor is shown in Fig. 12b.

Table 3: Prototype test parameters

| Parameter | Value |
| :--- | :--- |
| DC input source | 100 V |
| Capacitor | 2200 uF |
| Load Frequency | 50 Hz |
| Switching Frequency | 2.5 kHz |
| Switches | IRFP350 |
| Gate Driver | HCPL250 |
| Controller | TMS320F2812 |


(a)

(b)

Figure 12: Experimental results; (a) RL load $Z=40 \Omega+100 \mathrm{mH}$ with capacitor voltage and (b) RL load $Z=40 \Omega+100 \mathrm{mH}$ with capacitor current in magnified waveform

Furthermore, the prototype characteristics are evaluated using Fluke 430-II meter and the test results of the 7 L inverter are shown in Fig. 13. The prototype is tested with an 85 V DC input voltage and a $\mathrm{Z}=40 \Omega$ +100 mH RL load. Output voltage and current waveforms are shown in Fig. 13a. The THD value is around $21 \%$ as shown in Fig. 13b, which is slightly higher than the simulated value. The both the capacitor voltage of $\mathrm{V}_{\mathrm{C} 1}$ and $\mathrm{V}_{\mathrm{C} 2}$ are shown in Figs. 13c and 13 d respectively. Both the capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ maintain its voltage around 83 V . It shows that the self-balancing voltage technique provides better stability during peak loads. Thus, the prototype validates the simulated results.


Figure 13: Experimental results in fluke meter: (a) Load voltage and current, (b) Total Harmonic Distortion (THD) (c) Capacitor voltage ( $\mathrm{V}_{\mathrm{C} 1}$ ) and (d) Capacitor voltage ( $\mathrm{V}_{\mathrm{C} 2}$ )

## 7 Conclusion

A single DC sourced seven-level inverter using switched capacitor technique is proposed in this paper. The highlight of the proposed model lies in boosting the output voltage into three times that of input voltage. Inherently, with the use of two switched capacitors it could generate seven voltage levels with the minimum quantity of power switching devices and gate control circuits. The GA algorithm based SHEPWM has been used to eliminate the $3^{\text {rd }}$ and $5^{\text {th }}$ order harmonics. Similarly, the suggested inverter exhibits the advantage of self-balancing algorithm, which retains the capacitor voltage during vigorous load changes. Mathematical modeling for the various operating states with power loss calculation is described in this paper. A detailed comparative analysis, made with the relevant level generating MLIs reveals that proposed model has better boosting capability with reduced switching devices and voltage stress across the switches. The simulated results of the proposed inverter are validated through the experimental prototype which confirms its suitability for single isolated DC to AC conversion system.

Acknowledgement: The author with a deep sense of gratitude would thank the supervisor for his guidance and constant support rendered during this research.

Funding Statement: The authors received no specific funding for this study.
Conflicts of Interest: The authors declare that they have no conflicts of interest to report regarding the present study.

## References

[1] M. Malinowski, K. Gopakumar, J. Rodriguez and M. A. Perez, "A survey on cascaded multilevel inverters," IEEE Transactions on Industrial Electronics, vol. 57, no. 7, pp. 2197-2206, 2010.
[2] J. Rodriguez, S. Bernet, P. K. Steimer and I. E. Lizama, "A survey on neutral-point-clamped inverters," IEEE Transactions on Industrial Electronics, vol. 57, no. 7, pp. 2219-2230, 2010.
[3] H. Abu-Rub, J. Holtz, J. Rodriguez and G. Baoming, "Medium-voltage multilevel converters-State of the art, challenges, and requirements in industrial applications," IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2581-2596, 2010.
[4] M. Vijeh, M. Rezanejad, E. Samadaei and K. Bertilsson, "A general review of multilevel inverters based on main submodules: Structural point of view," IEEE Transactions on Power Electronics, vol. 34, no. 10, pp. 9479-9502, 2019.
[5] R. Stala, "Application of balancing circuit for DC-link voltages balance in a single-phase diode-clamped inverter with two three-level legs," IEEE Transactions on Industrial Electronics, vol. 58, no. 9, pp. 4185-4195, 2011.
[6] A. Salem, H. Van Khang, K. G. Robbersmyr, M. Norambuena and J. Rodriguez, "Voltage source multilevel inverters with reduced device count: Topological review and novel comparative factors," IEEE Transactions on Power Electronics, vol. 36, no. 3, pp. 2720-2747, 2021.
[7] X. Xiang, X. Zhang, T. Luth, M. M. C. Merlin and T. C. Green, "A compact modular multilevel DC-DC converter for high step-ratio MV and HV use," IEEE Transactions on Industrial Electronics, vol. 65, no. 9, pp. 7060-7071, 2018.
[8] M. Kaliamoorthy, V. Rajasekaran, I. G. Christopher Raj and L. Hubert Tony Raj, "Generalised hybrid switching topology for a single-phase modular multilevel inverter," IET Power Electronics, vol. 7, no. 10, pp. 2472-2485, 2014.
[9] E. Babaei, S. Laali and Z. Bayat, "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches," IEEE Transactions on Industrial Electronics, vol. 62, no. 2, pp. 922-929, 2015.
[10] H. Nasiri Avanaki, R. Barzegarkhoo, E. Zamiri, Y. Yang and F. Blaabjerg, "Reduced switch-count structure for symmetric multilevel inverters with a novel switched-DC-source submodule," IET Power Electronics, vol. 12, no. 2, pp. 311-321, 2019.
[11] C. Dhanamjayulu and S. Meikandasivam, "Implementation and comparison of symmetric and asymmetric multilevel inverters for dynamic loads," IEEE Access, vol. 6, pp. 738-746, 2018.
[12] S. Behara, N. Sandeep and U. R. Yaragatti, "Design and implementation of transformer-based multilevel inverter topology with reduced components," IEEE Transactions on Industry Applications, vol. 54, no. 5, pp. 4632-4639, 2018.
[13] O. Lopez-Santos, C. A. Jacanamejoy-Jamioy, D. F. Salazar-D’Antonio, J. R. Corredor-Ramírez, G. Garcia et al., "A single-phase transformer-based cascaded asymmetric multilevel inverter with balanced power distribution," IEEE Access, vol. 7, pp. 98182-98196, 2019.
[14] A. Lashab, D. Sera, T. Kerekes, Y. Terriche, A. Bouzid et al., "A cascaded H-bridge with integrated boosting circuit," IEEE Transactions on Power Electronics, vol. 36, no. 1, pp. 18-22, 2021.
[15] H. Matsumoto, Y. Shibako and Y. Neba, "Single-phase inverter with energy buffer and DC-DC conversion circuits," IEEE Transactions on Power Electronics, vol. 32, no. 10, pp. 7615-7625, 2017.
[16] M. Babaie, M. Sharifzadeh, H. Y. Kanaan and K. Al-Haddad, "Switching-based optimized sliding-mode control for capacitor self-voltage balancing operation of seven-level PUC inverter," IEEE Transactions on Industrial Electronics, vol. 68, no. 4, pp. 3044-3057, 2021.
[17] R. Vasu, S. K. Chattopadhyay and C. Chakraborty, "Seven-level Packed U-Cell (PUC) converter with natural balancing of capacitor voltages," IEEE Transactions on Industry Applications, vol. 56, no. 5, pp. 5234-5244, 2020.
[18] J. Choi and F. Kang, "Seven-level PWM inverter employing series-connected capacitors paralleled to a single DC voltage source," IEEE Transactions on Industrial Electronics, vol. 62, no. 6, pp. 3448-3459, 2015.
[19] B. Prathap Reddy, M. D. Siddique, A. Iqbal, S. Mekhilef, S. Rahman et al., "7L-SCBI topology with minimal semiconductor device count," IET Power Electronics, vol. 13, no. 14, pp. 3448-3459, 2020.
[20] A. Iqbal, M. D. Siddique, J. S. M. Ali, S. Mekhilef and J. Lam, "A new eight switch seven level boost active neutral point clamped (8S-7L-BANPC) inverter," IEEE Access, vol. 8, pp. 203972-203981, 2020.
[21] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du et al., "A single DC source cascaded seven-level inverter integrating switched-capacitor techniques," IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 7184-7194, 2016.
[22] M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. M. Ali, M. Seyedmahmoudian et al., "Switched-capacitor-based boost multilevel inverter topology with higher voltage gain," IET Power Electronics, vol. 13, no. 14, pp. 3209-3212, 2020.
[23] M. D. Siddique, S. Mekhilef, N. M. Shah, J. S. M. Ali and F. Blaabjerg, "A new switched capacitor 7L inverter with triple voltage gain and low voltage stress," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 7, pp. 1294-1298, 2020.
[24] M. N. H. Khan, M. Forouzesh, Y. P. Siwakoti, L. Li and F. Blaabjerg, "Switched capacitor integrated (2n+1)-level step-up single-phase inverter," IEEE Transactions on Power Electronics, vol. 35, no. 8, pp. 8248-8260, 2020.
[25] S. Lee, "A single-phase single-source 7-level inverter with triple voltage boosting gain," IEEE Access, vol. 6, pp. 30005-30011, 2018.
[26] S. S. Lee, B. Chu, N. R. N. Idris, H. H. Goh and Y. E. Heng, "Switched-battery boost-multilevel inverter with GA optimized SHEPWM for standalone application," IEEE Transactions on Industrial Electronics, vol. 63, no. 4, pp. 2133-2142, 2016.

